Power and Thermal Regime - Envelope

Server Throughput

The CPU is optimized for aggregate work, memory bandwidth, reliability, and performance per watt.

CPU Exemplars With This Coordinate

ARCHITECTURAL_ESTIMATE

AMD EPYC Rome

2019 - amd

A chiplet-era server CPU where cores, cache slices, IO die, memory channels, and package fabric define the processor as a distributed object.