Parallelism Topology - Multiplicity

SIMD / Vector

One instruction operates across multiple data lanes.

CPU Exemplars With This Coordinate

No curated CPU exemplar currently sits on this coordinate.